24LC02 DATASHEET PDF

The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.

Author: Yozshura Malasho
Country: Gambia
Language: English (Spanish)
Genre: Technology
Published (Last): 1 January 2016
Pages: 396
PDF File Size: 1.48 Mb
ePub File Size: 4.98 Mb
ISBN: 526-9-45818-920-4
Downloads: 26060
Price: Free* [*Free Regsitration Required]
Uploader: Ducage

The microcontroller must terminate the page write sequence with a stop condition. Data transfer may be initiated only when the.

These are stress ratings only. Serial clock data input. Instead, after the EEPROM ac- knowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words.

A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. Input Capacitance See Note. Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word.

  BROMWELL RESTORATION MASONIC GEOMETRY PDF

The device is optimized datashewt use in many industrial and com.

24LC02 PDF Datasheet浏览和下载

Partial page write allowed. During data transfer, the data line must remain stable whenever the clock line is high. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices. Write operation with built-in timer. Commerical temperature range 0.

Data Input Setup Time. Output Valid from Clock.

A write operation requires an 8-bit data word address following the device address word and acknowledgment. If the device is 24,c02 busy with the. Characteristics Functional Description Timing Diagrams.

Clock and data transition. The higher data word address bits are not incremented, re- taining the memory datashet row location refer to Page write timing. The SDA pin is bidirectional for serial data transfer. Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing. After receiving the 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition.

Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle.

Data Input Hold Time. This happens during the ninth clock cycle.

For relative timing, refer to timing diagrams. Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in.

  EDNA-MAE BURNAM A DOZEN A DAY PDF

ACK polling can be initiated immediately. Time in which the bus must be free before a new transmission can start. Output Capacitance See Note. Stresses exceeding the range specified under “Absolute Maxi.

24LC02 (HOLTEK) PDF技术资料下载 24LC02 供应信息 IC Datasheet 数据表 (4/8 页)

These three bits must compare to their corresponding hard-wired input pins. Search field Part name Part description. If not, the chip will return to a standby state.

The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Datasbeet Address.

Document Outline

After this period the first clock pulse is generated. Hardware controlled write protection.

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this feature can be used to maximize bus throughput.